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This paper studies the diagnosability of various 
types of binary address decoders. An attempt is made 
to develop a theory of diagnosis for logical faults that 
might occur in these logic nets. The developed theory is 
used to analyze these logic nets for various input com-
binations. Finally, the derivation of optimum diagnostic 
test sequences is considered. 
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This paper investigates the diagnostic properties 
of fault detection tests for simple and dual tree binary 
address decoders. The reliability and maintainability of· 
a circuit is affected by any fault that might occur in 
that circuit. Diagnosis is an effort to insure the main-
tainability of these circuits. In most cases, this 
approach is based on the assumption that only logical 
stuck at one (s-a-1) or stuck at zero (s-a-o) logical 
faults can occur. The following assumptions are used 
throughout this study: there are only two input lines to 
each gate, and if one of the inputs is s-a-1 the other is 
considered to be 1 for fault detection. The problem of 
diagnostic test generation for combinational circuits has 
been studied extensively. 
ArmstrongS has described a path sensitizing concept 
and reduction of a net to its equivalent normal form. 
This procedure becomes cumbersome when the number of paths 
through the net is large. Hence, this approach is only 
1 
applicable for small circuits. Kautz 4 has described a pro-
cedure which can detect and locate the fault. The draw-
back of this approach is that only a small number of faults 
can be considered. Amar 7 has described a procedure of 
diagnosis for large combinational networks, but the tests 
derived are not necessarily optimum. Poage8 has derived 
optimum numbers of tests to detect faults in combinational 
2 
networks. For this approach, tests needed to detect single 
faults are derived by simplifying the fault table. Again, 
this procedure is only good for small circuits. 
The major goal of this study has been to determine 
the diagnosability that can be achieved through the applica-
tion of incomplete test sets. This would provide an optimi-
zation of test that is not easily achievable for large 
decoders by any of the existing techniques. With the infor-
mation provided by this study it would be possible to design 
a rapid (minimum) fault detection sequence of tests for any 
specified percentage of possible faults. 
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II. Preliminaries 
Throughout this paper, we will consider any deviation 
from the proper network behavior as a failure. These net-
work failures can be arrived at from a number of sources, 
such as element aging or breakdown, shorted or opened inter-
connections and noise. These sources of failures can never 
be completely eliminated so that there is always a non-zero 
probability that any combinational network may fail. Al-
though network failure is an ever-present possibility, the 
probability of failure can be materially decreased by care-
ful element design, by the use of long-life components, by 
reliable interconnection techniques, and by careful shielding 
from noise. Hence, the first step in any attempt to improve 
the reliability of a network is careful attention to element 
design and network fabrication. 
Most sources of network failure can be classified as 
(1) intermittent (2) catastrophic and (3) drift. 
An intermittent source is a non-permanent, non-
destructive change which may cause a network to pass back 
and forth between the failed and non-failed condition. 
Intermittent sources of failure include such factors as 
noise, shorted or opened interconnections caused by vibra-
tions, and marginal parameters. This type of failure is 
not considered in this study. 
4 
/\ c G t G s t r o ph i c L 1 i lu r c i s :1 J c s c r 11 c t i \' <.' o r p c r m ;1 n en t 
change h'hich CGuscs :1 network to fai 1 and t o rema 1n in a 
fa il cJ conJition. C:1tastrophic sources of failur es inc lude 
such things GS burned ou t component~ nnd permanently sho rted 
or opcneJ i nt erconnection s . This type of fo.il ur c is c on-
sidercd in this stuJy . Th is failure cn n he uiagnosed by 
some t es t s . Diagnosis i s a proccuurc to i dent ify a failure 
if it exis t s in the circuit , hy n t es t we mean th e process 
of applyi n g a se t of inputs to th e mnchinc or ga t es and 
observing the co rresponuing output. Both interm i ttcnt and 
catastrophic source s arc assumcu to he suJdcn and 
unanticipa ted. 
In cont r ast , a failure c o.u sed by drift passes first 
through an in t ermit t ent s t age due t o margi n a l pa r ame ters 
and final ly into a ca t Gs troph ic s ta ge when the paramete r s 
h a v e drif t ed fa r enough to cause a permanent failure. 
Drift sources of fai lur es incl ud e s u c h items a s aging or 
wea r of components. 
A tr a nsi e nt fai lure 1s caused hy intermitten t and/or 
drift fa ilure sources, and a permanent failure i s caused 
by ca tastrophic and/o r d rift failure sou r ces. 
The follo~ing constraint s a r c imposed on this study : 
( 1 ) 
(2) 
A si ngle fault assumption , i.e . one and 
only one fo.ilu r e is assumcu to hav e occured 
at any one time . 
A phys ical clement (wire) of a gate netwo rk 
may exist in any one of the three e lements 
sta tes. 
(a) The wire is normal in which case its 
signal may switch between the value 1 
and the value 0. 
(b) The wire is permanently 1, in which 
case a signal of constant value 1 
appears on the wire, this is termed 
as stuck at one (s-a-1). 
(c) The wire is permanently 0, in which 
case a signal of constant value 0 
appears on the wire, this is termed 
as stuck at zero (s-a-0). 
(3) Decoder is an AND circuit logic and the gates 
consist of only diodes. 
Figure 1 provides a block diagram of an n input address 
decoder. 
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In an address decoder there are n input lines (con-


















A binary address decoder is a circuit with n input 
variables and 2n output lines arranged so that for each of 
the possible 2n states of the input lines, one and only one 
output line is a 1 and the rest are 0. 
Thus, from the circuit point of view, a decoder is a 
circuit with multiple inputs and outputs. From a practical 
point of view, the decoder is a important circuit because 
it translates the representation of a number from the con-
ventional highly compact positional notation to a 1-out-of-n 
form that is required for physical selection of a single 
desired object from among several objects. 
Figure 1 represents an n-bit binary decoder in which 
~ = x 1 , x 2 , ... , xn are input lines andy= y 1 , y 2 , ... ,y2n 
represent the output vector for a specified output. 
Therefore, 
Yz X X ' n-1 n 
' • X 1 n- x' n 
From the definition of an address decoder for each 




I I I . Simple-Tree Decoder 
A simple tree decoder is a particular type of multi-
terminal logic block network having a single input vector 
which may be connected to any one of a number of outputs. 
As defined previously, one and only one output is connected 
to the input at a given time. A simple tree decoder is a 
less costly approach than a one level decoder and is shown 
in figure 2. 
The following properties exist for a simple tree 
decoder, 
a) Levels (L) = n-1 
b) Fan-in (F I) = 2 
c) Fan-Out (FO) = 2 (internal 
= 2n-l (for input drivers) 
The following theorems are developed to establish 
the diagnosability of address decoders: 
Theorem: 1 
2n test vectors are required to detect all s-a-o faults 
on output lines of a binary address decoder. 
Proof: 
Consider Figure 1 
Let Y1 = xl x2 x3 
Y2 = xl x2 x3 







From the decoder definition, it can be seen that y 1 
the output vector can only be one when the input vector 
is x 1x 2x 3 ... xn otherwise it is zero. Similar statements 
can be made for the other outputs. Also, each output 
vector is one when the respective input vector is applied. 
Let the output vector y 1 be 1 only when all variables 
x 1 through xn are one. The only possible fault is s-a-o 
on the output line of the vector y 1 . If we apply other 
than x 1x 2x 3 .... xn as an input vector there will be no 
effect on the output for this s-a-o fault. 
Therefore, this s-a-o fault can only be detected by 
x 1x 2x 3 ... xn input vector because it gives y 1 to be one 
under fault free conditions. 
Hence, from the above arguments it is clear that to 
detect s-a-o faults on the output lines, it is necessary 
to apply all the possible test vectors. 
It is now proven that 2n test vectors are required to 
detect all the s-a-o faults on the output lines of the 
decoder. 
Example: 
Let n = 4 
Therefore, the number of output lines is 2n = 16. 
8 
Let y = x x x x 4 = 1 under fault free conditions. 1 1 2 3 
The possible fault on this line is s-a-o. This fault 
can only be detected by applying test x 1x 2x 3x 4 ,where all 
literals are 1 because under fault-free conditions this 
output is 1 and the others are zero and under faulty con-
ditions all outputs are zero. 
Similar statements can be made for any other output 
line. 
Therefore,for n = 4 sixteen tests are required to 
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Theorem: 2 
zn test vectors are required to detect the s-a-1 faults 
on the incoming lines from the primary bus to gates in the 








n-1 x' n 
(1) 
(2) 
In a simple tree decoder each gate has one input 
coming directly from the primary bus and the other line 
from a previous level gate output. 
In Equation (1) it can be seen that the vector x 1x 2 ... 
x is formed from the (L-l)th level gate output and x 
n-1 n 
comes directly from the primary bus. 
Now, if x 1x 2x 3 ... xn-l' xn test is applied the y 1 vector 
will be 1 and the rest zero. This means that y 1 is one only 
when x 1 , x 2 , x 3 , ... ,xn-l' xn are all one. Also observe the 
output vector y 2 . y 2 = x 1x 2x 3 ... xn_ 1x~ Under test y 1 , 
x' is equal to zero. The possible fault on x' is s-a-1. 
11 n 
Therefore, under this fault y 2 is also 1. This means that 
this fault can be detected by the x x 2x ... x x test, 1 3 n-1 n 
because under this test there are two outputs being 
12 
active. If we apply other than this test there will be no 
effect on the output and the fault can not be detected. 
Similar arguments can be made for the rest of the 
lines. 
Therefore, from the above arguments it can be seen that 
to detect s-a-1 faults on the incoming lines from the primary 
bus to each gate in the last level in a simple tree decoder, 
it is necessary to apply all possible test vectors. 
Example: 
This 
Let n = 4 
xlx2x3x4 
X X X x 4' 1 2 3 
Let y
1 
be equal to 1 under fault free conditions. 
means that x 1 = X 2 
= X = X = 3 4 1 and the complements 
are zero. Therefore possible fault on x' 4 is s-a-1. The 
x4 line is directly corning from the primary bus. This 
fault can be detected by applying x 1x 2x 3x 4 as a test, be-
cause under this test y 1 and y 2 both are one. Other tests 
have no effect on the output. 
Similar arguments hold good for other lines. 
Therefore, for n = 4, sixteen tests are required to 
detect these s-a-1 faults. 
In theorems (1) and (2) it is proven that to detect 
all faults it is necessary to apply all the possible tests. 
It is possible that other checking techniques may be 
used to diagnose these output faults. Hence, the question 
now is how many tests are required to detect the remaining 
13 
faults in the decoder. 
(A) Number of tests required to detect all faults per level. 
A simple tree decoder 1s a symmetric circuit for any 
number of inputs. For any n, there are always four gates at 
the first level; eight gates at the second level and 2n 
gates at the Lth level. 
Therefore, it can be concluded that in a simple tree 
decoder each level has a number of gates which is a power 
n-2 n-1 n 
of 2 1.e. Per level there are 4,8,16, ... ,2 ,2 2 gates. 







n Equations (1) through (2 ) are the outputs at the Lth 
level. It has been proven in theorems (1) and (2) that it 
is necessary to apply all test vectors to detect all faults. 
Therefore, at the Lth level it is necessary to apply all 
tests to detect all faults at that level. 
Since there are four gates at the first level, there 
will be four outputs in the form of x 1x 2 , x 1xi, xix 2 and 
XiXz• 
Let x x be equal to one under fault free conditions. 
1 2 
Note that the others will be zero. 
The possible fault on the x 1x 2 line is s-a-o. This 
can only be detected when all outputs are zero. 
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The above fault can be detected by applying a x 1x 2dd ... 
d test (d=don't care) because, under this test all outputs 
will be zero. If we apply other than this test, there will 
be no effect on the output and the fault will not be detected. 
Similarly if x 1x2, xixz or xixz s-a-o, it is necessary 
to apply x 1x2 dd .... d,xixz dd ... d and xixzdd . .. d res-
pectively for fault detection . 
Therefore, to detect all faults at the first level it 
is necessary to apply four tests, one from each of the 
following sets of tests. 
x 1 x 2dd . . d 
x 1xzdd . . d 
xix 2dd . . d 
x'x'dd 1 2 . . d 
Similar arguments hold good for other levels. 
Hence, to detect all faults per level it is necessary 
to apply 4,8,16, ... ,2n-z, zn-l, 2n tests respectively. 
Example: 
Let n = 4 
Let x'x' be equal to 1 under fault free conditions, 1 2 
the others are zero by definition. 
15 
To detect s-a-o faults on the line x'x' it is necessary 
1 2 
to apply xixzdd tests because, under these tests all outputs 
will become zero. If we apply other than these tests there 
will be no effect on the output and the fault will not be 
detected. 
Similarly, to detect s-a-o faults on lines xix 2 , x 1xz 
and x 1 x 2 it is necessary to apply xix 2dd, x 1xzdd and x 1 x 2dd 
tests respectively. 
Therefore, to detect all faults at the first level it 
is necessary to apply the tests as follows: 
x'd dd and x'x'dd. 
1 2 1 2 
X X dd , X X z' dd , 1 2 1 
Similarly, for the next level the following test vectors 
are necessary to detect all faults at that level~ x 1x 2x 3d, 
'd I d I t d I I I I d I I 'd 
xlx2x3 ' xlx2x3 ' xlx2x3, xlx2x3 ' xlx2x3, xlx2x3 ' xlx2x3 . 
For the last level it is necessary to apply all tests to 
detect all faults at that level. 
They are, 
xlx2x3x4, x 1 x 2x 3x,;_, xlx2x3x4, xlx2x3x4, 
xlxZx3x4, I t xlx2x3x4' xlxZx3x4, xlxzx3x4, 
xixzx3x4, xixzx3x4, xixzx3x4, xixzx3x4, 
' I X x'x'x x' ' ' ' x'x'x'x' xlx2x3 4' 1 2 3 4' xlx2x3x4, 1 2 3 4" 
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(b) Diagnosability: 
It has been shown that to detect all faults per level, 
n-2 n-1 n it is necessary to apply 4,8,16, ... ,2 ,2 ,2 tests. 
Now, the question is how many faults can be detected in 
other levels by applying some specified number of tests. 
For example, at the first level four tests are applied to 
detect all the faults at that level, but by applying these 
four tests how many faults can be detected in other levels. 
The ratio of the number of faults can be detected to the 
total number of faults present is called the diagnoability. 
Let Ft = Total number of faults in a decoder of any n. 
FLT = Number of faults can be detected by applying 
a specified number of tests. 
Then, 
Diagnosability (D) = FLT FT 
and % diagnosability = 
Part (1): 
n-3 x'x'x' Y2 = 1 2 3 
n-2 x'x'x' Y2 = 1 2 3 
n-1 x'x'x' Y2 = 1 2 3 
Y2n = x'x'x' 1 2 3 
FLT x 100% 
FT 
.X' X X 
n-2 n-1 n 
.x' x x' 
n-2 n-1 n 
. x' 1x n- n 







Let Y2n=l under fault free cond i tions and hence the 
oth er Y. arc a ll zero. Since Y n=l, x 1', x' , x ', . .. ,x' all 1 2 2 3 n 
must be equal to one . From the ci rcu i t it can be seen 
17 
tha t t he xix~x; ... x~-l vector is coming f r om the (L- l )th 
level gate output and is branched into two adjacent g ates 
at the Lth l evel. Since Y2n=l , the xixz .. . x~- l is equal 
to one under fault free conditions. Therefore , the only 
possi ble fault on this line is s-a-o. This line branches 
to two adjacent gates at the Lt h level, therefore , the s-a-o 
fau l ts has effect on these two gates (i . e . the effec t o n 
Y
2
n- l and Y2n vectors). 
The above fault can be detec t ed by applying xixz 
x3 ... xn_ 1d t ests becaus e under these t ests a-1 the outputs 
wil l be zero. If we app l y other than these te s ts there 
wil l be no effect on the output and t he faul t wi ll not be 
detec ted. 
Since the simp le tr ee decoder is comp l ete ly symmetri ca l, 
similar argumen t s can be made fo r the other lines. There-
fore , f r om t he above argument s it can be concluded that to 
d e t ect s-a-o fau lt s a t the (L-l)th level it is required to 
app ly any one of the two adjacent outputs. 
Now , consider the output x lxZ ... x~ _ 2 a t the (L-2)nd 
level . Let it b e e qual to 1 under fault free conditions . 
The r efor e , t h e only possible fault on this line is s-a-o. 
This effec t s the fou r adjacent output s at the Lth level. 
This fault can be detected by x1x2x3 .. . x~_ 2 dd tests 
because under these tests a ll outputs will b ecome zero 
18 
Otherwise, there will be no effect on the output and the 
fault will not be detected. The x' x' x' ... x' dd vector 
1 2 3 n-2 
represents four tests. Similar arguments hold good for the 
other lines. 
Similarly, at the first level consider the output x' x' 
1 2 
and let it be equal to 1. Therefore, the only possible 
fault on this line lS s-a-o. This fault can be detected by 
test x' x' d ... d because under this test all outputs will 
1 2 
become zero. 
In general, when there is s-a-o fault on any output, 
at any level, this fault can be detected by a test comprised 
of the input variable combinations which makes up the output 
vector on which the fault occurs. 
Part 2: 
Consideration of the s-a-1 faults on outputs at the 
(L-l)th level. 
Let x x ... x x be equal to one under fault-free 
1 2 n-1 n 
conditions. This means that all digits x through x are 
1 n 
one. Therefore, at the (L-l)th level x x ... x vector 
1 2 n-1 
lS equal to one and others are zero. 
Consider x'x' •• • X ' = 0 under fault free conditions. 
1 2 n-1 
The possible fault on this line is s-a-1. Since, this line 
is branched into two gates at the Lth level this fault has 
an effect on the two gates x' x' ... x' x' and x' x' 
1 2 n-1 n 1 2 
x' 
n-:-1 
x will be effected by this fault. This fault can be 
n 
19 
detected by applying any otl1cr tests except the two which 
are effected by the fault because under those tests there 
will be no effect on the output and the fault will not be 
detected. Whereas, by applying other than these two tests 
there will be two outputs active and hence the fault is 
detected. This means that at (L-l)th level the s-a-1 fault 
on the output can be detected by applying 2n-2 tests. Similar 
arguments hold good for any other level. 
Let us consider the s-a-1 fault on the output at the 
first level. Let xixz be equal to zero under fault-free 
conditions. The possible fault on this line is s-a-1. This 
fault can be detected by any test other than that which 
consists of the xixz vector= 1 (i.e. xix;d ... dd) because 
under these tests there will be no effect on the output and 
the fault will not be detected. Whereas, by applying other 
than these tests there will be effect on the output and the 
fault is detected. This means that this fault can be 
detected by 3(2n-Z) tests. 
Hence, in general, it can be concluded that the s-a-1 
fault on any output and at any level can be detected by 
applying any other tests except those which are affected 
by the fault. 
Example: 
Let n = 4 
Let x' x' x' be one of the outputs at (L-l)th level 
1 2 3 
and let it be equal to zero under fault-free conditions. 
20 
The possible fau lt on this line is s-a-1 . This line is 
branched into two gates at the output level. The outputs 
of these two gates are x' x' x' x' and x ' x' x' x . There-
1 2 3 4 1 2 3 4 
fore, the s-a-1 fault has an effect on these two vectors. 
Hence, the s-a-1 fault can be detected by applying any 
other test except x' x' x' d, because under this test there 
1 2 3 
will be no effect on the output and the fau lt will not be 
detected. This fault can be detected by applying any one of 
n 4 
2 -2=2 -2=14 tests. Similar arguments hold good for other 
lines. 
Let x' x' be equal to zero and be one of the outputs 
1 2 
at the first level under fault free conditions. The possib le 
fault on this line is s-a-1. This fault has an effect on 
x' x' x' x' , x' x' x' x , x x' x x' and x' x' x x . 
1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 
Therefore, this fault can be detected by applying any other 
test except x' x' dd because, this test has no effec t on 
1 2 
the output. This fault can be detected by any one of 
n-2 4-2 
3(2 ) = 3(2 ) = 12 tests. 
Part 3: 
Consideration of the s-a-1 faults on each branch: 










3 n-1 n 
is coming from the (L-l)th l eve l of 
Let x' x' x' x' be equal to zero under fault-
1 2 3 n-1 
free conditions. This means that one or more of the binary 
digits are zero. Therefore, the possible fault on this 
line is s .-a-1. 
To detect this fault x' must be 1, otherwise, there 
n 
will be no effect on the output and the fault will not be 
detected. This fault can be detected by applying any of 
21 
the ddd ... d x' tests except x' x' x' ... x' because, under 
n 1 2 3 n 
this test there will be no effect on the output and the 
fault will not be detected. 
According to the truth table this fault can be detec-
ted by all even numbered output vectors except the one which 
n n-1 
has no effect on the output. Out of 2 outputs there are 2 
n-1 
even and odd numbered output vectors. Therefore (2 -1) 
tests can detect this fault. 
n-1 
Now let Y = x' x' x' x 
2 1 2 n-1 n 
be zero under fault-free conditions. 
this line is s-a-1. 
and 1 e t x' x' . . . x' 
1 2 n-1 
The possible fault on 
To detect this fault x must be 1. This fault can be 
n 
detected by dd dx tests except x' x' x' 
n 1 2 n-1 
because under this test there will be no effect on 




According to the truth table this fault can be detected 
by all odd numbered output vectors except the one which has 
no effect on the output. 
Similar arguments hold good for other branched lines 
at the Lth level. 
Let the lines which are branched on the right side be 
numbered as 1 and those on the left side be numbered as 2. 
22 
Hence, the s-a-1 fault on line 1 can be detected by 
all odd numbered output vectors except the one which has no 
effect on the output and the s-a-1 fault on line 2 can be 
detected by all even numbered output vectors except the one 
which has no effect on the output. 




. . . x' 
n-2 X n-1 be one of the output vectors 
at the (L-l)th level. A vector x'x' x' is branched 1 2 n-2 
into two gates at the (L-l)th level from the (L- 2) nd level 
of output. Let x'x 2' ... x' is equal to zero under fault 1 n- 2 
free conditions, then the possible fault on this line is 
s-a-1. To detect this fault x' must be 1. 
n-1 Therefore, 
this fault can be detected by dd ... x~_ 1 d tests except 
·xi x; ... x~_ 2 x~_ 1 d tests because under these tests there 
will be no effect on the output and the fault will not be 
detected. 
Let x 1' x' ... x' 2 is equal to zero under fault-free 2 n-
conditions, then the possible fault on this line is s-a-1. 
To detect this fault, x 1 must be equal to 1. n- This fault 
can be detected by dd dxn_ 1d tests except xixz ... 
x' 2 x 1 d tests because, under this test there will be n- n-
no effect on the output and the fault will not be detected. 
Similar arguments hold good for all other lines. 
Hence, from the above arguments it can be concluded that 
the two test patterns are different. Therefore, tests should 
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be selected in such a way that the s-a-1 faults on the right-
hand side lines and those on the left-hand side lines can be 
detected. This can be done by selecting half even and half 
odd numbered tests from the first half and last half of 
total tests respectively. 
Similarly, let xi be branched into two gates at the 
first level. Let xixz be equal to z e ro under fault free 
conditions. Let xi be equal to zero therefore possible 
fault on xi 1s s-a-1. To detect this fault x2 must be one. 
Therefore this fault can be detected by xixzd ... d tests . 
xi is also branched into other gates whose output is xix 2 . 
Let xi be equal to zero. Therefore, possible fault on 
xi is s-a-1. To detect this fault x 2 must be equal to one. 
Hence, this fault can be detected by xix 2d . .. d. Similar 
arguments hold good for other lines. 
Example: 
Let n = 4 
Let Y16 = x' x' x' x' 1 2 3 4 
and let Y15 = xi xz x3 x 4 
The x' x' x' vector is coming from the (L-l)th level and is 
1 2 3 
branched into two gates at the Lth level. Let Y16 vector 
be equal to zero under fault free conditions . Let xixzx3 
vector be zero. The possible fault on this line s-a-1. 
To detect this fault x4 must be one. Therefore, this fault 
can be detected by dddx4 tests except xixzx3x4 because under 
this test there will b e no effect on the output a nd the 
faul t c a n not be detected. Therefore, the fol lowing 
tests will detect this fault. 
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xlx2x3x4, x1xzx3x4, xlxZx3x4, x 1x2x3x4, xixzx3x4, xixzx3x4 
and xixzx3x4, i.e. ~-! 1 = 23 -1 = 7 tests can detect the 
above fau lt. 
equal to zero under fault f re e conditions. The possible 
fault on this l i ne is s-a-1. To detect this fault x 4 must 
be equal to one . Therefor e, this fault can be detected 
by d d d x 4 t ests except x 1x2x3x 4 test because under this 
tes t there will be no effec t on the output and the fault 
will not be detected . Therefore, this fault can be detec-
ted by the following tests: 
xlx2x3x4, xlxzx3x4, xlxZx3x4, xlxzx3x4, xlx2x3x4, xixzx3x4 
xixzx 3x 4 , i.e . ~-l_ 1 = 7 test s can detect the above faults. 
Similar arguments can be made for any other branched 
s-a- 1 faults at any other level. 
(C) Formula development for diagnosability: 
It has been proven that four tests arc required to 
detect all faults at the first level and they are chosen 




























' 2 gates per level. Tt has 
been proven in theorem 1 that all s-a-o faults on the out-
put can be detected by applying all the possible test 
vectors. Only four tests are applied to detect all faults 
n 
at the first level. This means that (2 -4) s-a-o faults 
cannot be detected at the Lth level by applying four tests. 
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Also, it has been proven in theorem 2 that the s-a-1 faults 
on the primary bus line at the Lth level can be detected 
by applying all the possible test vectors. Therefore, 
n 
(2 -4) s-a-1 faults cannot be detected at the Lth level by 
applying four tests. 
In part 3, it has been proven that the s-a-1 faults 
on the lines which are numbered as 2 can be detected by 
applying all even numbered output vectors except the one 
which has no effect on the output. Also, the s-a-1 faults 
on the lines which are numbered as 1 can be detected by 
applying all odd numbered output vectors except the one 
which has no effect on the output. Therefore, the four tests 
should be ~elected in such a way that the s-a-1 
26 
faults on the right hand side lines and those on the left 
hand side lines can be detected . This can be done by 
selecing two even and two odd numbered tests f rom the 
above mentioned tests. 
Hence, by applying four tests it is found that 
2(2n-4) faults cannot be detected at the Lth level. Let 
n 2 = G1 where G1 = number of gates at the Lth level. 
n-1 There are 2 gates at the (L-l)th level. Now, the 
question is how many faults cannot be detected at this 
level by applying four tests. In part 1, it is proven 
that the s-a-o fault at the (L-l)th level can be detected 
by applying one of the two adjacent output vectors. Only 
n - 1 four tests are applied and therefore (2 -4) s-a-o faults 
cannot be detected at the (L-l)th level. Also, by applying 
four tests it is not possible to detect (2n-l_4) s-a-1 
n-1 faults on the primary bus. Hence, 2(2 -4) faults cannot 
be detected at the (L-l)th level by applying four tests . 
n-1 Let 2 =G
1
_1 , where G1 _1 is equal to the number of gates 
at the (L-l)th level. Similar arguments hold good for 
other levels. 
n-2 Also, similar arguments hold good for 8,16, . .. ,2 , 
2n-l 2n tests the same as with the 4 tests. Hence, in general, , 
it can be concluded that 2(G1 -T) faults cannot be detected 
per level, where G1 represents the number of gates per level 
L - l,2,3, ... ,n-l, and T represents the number of tests 
applied. Therefore, F1 = 2(G1 -T). 
where F = a number of faults not d etected per level 
L 
L = 1,2, .. . , n-l 
Example: 
Let n = 4 
FL = 2(GL-T) 
Number of gates a t the Lth level is equal to 16 fo r n = 4 
First , let T :; 4 
Therefore , F = 2(16 -4) 
3 
:; 24 faults cannot be detected 
F2 :; 2(8- 4) 
= 8 faults cannot be detected 
Fl = 2(4- 4) 
= 0 
Hence , totally 32 faults cannot be detected by app lying 
4 tests for n = 4. 
Therefore , % Diagnosability = X 100 
Ft = total number of gates *4 
= 28 * 4 
= 112 faults 
Hence, 
% Diagnosability 112-32 X lO O = 112 
= 71.43% 
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Now let T = 8 
F 3 = 2(16-8) = 16 faults cannot be detected 
F 2 = 2(8-8) = 0 
FLT = 16 
%Diagnosability = 112-16 X lOO 112 
= 85.71% 
And 100% diagnosability can be achieved by applying all 
sixteen tests because all faults can be detected. 
The following analysis presents the diagnosability 




% Diagnosability for the Number of Tests Applied 
No. of inputs Number of tests % Diagnosability 
applied 
4 16 100.00% 
8 85.71% 
4 71.43% 






















No. of inputs Number of tests % Diagnosabi1i ty 
applied 
256 59 . 50% 
128 55.50% 
64 53. 10 % 
32 51.70% 
16 50.80% 
8 50 . 50% 
4 50 .30% 




4096 59 . 50% 
2048 55 . 50% 
1024 53 .10 % 
512 51.70% 
256 51 .00% 
128 50.60% 
64 50 . 30% 
32 50.20% 
16 50.15% 
8 50 .10% 
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% Diagnosabili ty 
Figure 3: % Diagnosability for the Number of Tests 
Applied to a Simple Tree Decoder 
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IV. DUAL TREE DECODER 
The dual tree decoder is a different and less costly 
circuit than the simple tree, although its internal fan-
out requirements are higher. The basic idea is to decode 
the input variables in pairs in one level of circuits, 
then combine each output of these with every other output 
to produce the next level of outputs. This process con-
tines until all outputs are derived. A circuit for four 
input variables is shown in figure 4. 
The dual tree may be designed by a symbolic procedure 
which will now be described and illustrated in figure 5. 
Let n equal the number of input variables. A diagram con-
taining boxes with a number in each box is constructed 
according to the following rules (these follow the pair-
combination principle described above). 
1. The box on the far right is labeled zn. 
2. Each box (except the last) feeds one and 
only one box. 
3. Work back to successive boxes, each box requiring 
two inputs. The numbers in the two boxes feeding 
any given box must be such that 
a. Their product is the label on the given 
box. 
b. Each number is a power of 2 and as nearly 
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Dual Tree Decoder for n = 4 
tM 
tM 
There are no boxes labeled 2 since these correspond to 
inputs. 
Each box in the symbolic diagram represents a set of 
two-input AND circuits. The number of AND circuits in a 
set is the number placed in the box. Note that this is 
the product of the numbers in the boxes feeding the box 
in question. Each symbolic line represents a set of 
physical lines, each line in the set being a 1 only for 
one of the combinations of the variables involved. The 
number of AND blocks is the sum of the numbers in all the 
boxes; the circuit cost in twice this. 
Properties of Dual Tree Decoders: 
C - Count 
rlog2n 
- Zn E 
j::l 
for n a power of 2. 
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Czm = 2Cm+22m+l 
C C +C +1+2Zm+Z; C =0 Zm+l - m m 1 
for n is not a 
power of 2; 
substitute l<m<n. 
L - levels :: rlog2n 
FI - Fan-in :: 2 
FO _ Fan-out :: 2rn+2 [internal ] 
2 for input drivers 
Symbolic Design of Dual Tree Decoders 







X X X X X X X X 
1 2 3 4 5 6 7 8 
X 5 ------r-1 
X 6 -----t...__---1 
X 7 -----r--y 
x8 ---L~_.I 
Number of AND circuits = 256+16+16+4+4+4+4 
= 304 
Number of inputs/AND circuits = 2 
Cost = 608 
Number of levels = rlog2 8 = 3 
Fan-out = 16 (feeding last level) 
n = 9 bits 
X X X X X 
5 6 7 8 9 
X X X X X X X X X 
1 2 3 4 5 6 7 8 9 
Figure 5: Symbolic design of a dual tree 
decoder for n = 8 and 9 
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(A) Number of t e sts required to detect all faults per level: 
From the properties of the dual tree decode r it can be 
seen that the circuit is symmetrical for n inputs, where n 
is a power of 2. So first, we will consider the dual tree 
decoder for the n inputs e qual to any power of 2 and then 
we will consider the other possibilities. 
(1) n is a power of 2: 
It has been proven in theorem 1 that it is necessary 
to apply all possible tests (2n) to det e ct all s-a - o faults 
on the output lines. Therefore, in dual tree decoders it is 
necessary to apply all possible tests to detect all faults 
at the Lth level . 
Now, at the (L-l)th level there are two blocks and 
each block contains 2n/ 2 gates, therefore, there are 2n/ 2 
output lines per block. It can be seen from Figure 6 that 
each block has different symbolic output lines at the (L-l)th 
level. 
output line and the other block have x x 1 .. . x 1x as z z+ n- n 
an output. 
Let x 1x 2 ... xm+lxm+ 2 be equal to one under fault free 
conditions. The possible fault on this line is s-a-o. This 
fault can only be detected if the true output is diffe rent 
from the faulty output. To detect this fault, it is neces-
sary to apply x 1x 2 ... xm+lxm+ 2dd . . . d, because under this 
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General Symbolic Dia~ram of Dual Tree Decoder When n 




Let xzxz+l' .. xm-lxn be equal to one under fault free con-
dition. The possible fault on this line is s-a-o. This 
fault can be detected by applying dd ... dx x +l ... x 1 z z n-
xn because under this test all the outputs will be zero. 
Combining these two test vectors which will take care 
of both the s-a-o faults, the resultant test vector ob-
tained is given by x 1x 2 . . . xm+Zxz ... xm+lxn. Similar argu-
ments hold good for the other output lines at the (L-l)th 
level. 
Therefore, from the above arguments it can be con-
eluded that by combining all the tests with respect to 
don't cares it can be seen that to detect all faults at the 
(L-l)th level it is necessary to apply 2n/Z tests. Similarly 
to detect all faults at (L-2)nd, ... , 1st level, it is neces-
n/4 t. 1 sary to apply 2 , ... ,4 tests respec 1ve y. This can be 
better explained by taking an example with n = 8. 






Figure 7: Dual tree decoder for 
n = 8 
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At the Lth level, l e t x x ... x x be the symbo l ic ou tput 
1 2 7 8 
line . Under fault free conditions it is equal to 1. There-
fore a possible fault on thi s line is s-a-o . This fault c an 
only be detected by applying x x . .. x x , because under this 
1 2 7 8 
t est a l l outputs wil l be ze r o. Similar arguments hold for 
other outpu t lines. Hence , to detect al l faults at the Lth 
n 8 
leve l it is necessary to apply 2 =2 = 256 tests. 
Now , consider the symbolic output lines at the (L - l)th 
l evel . Let x x x x be equal to 1 under fault-free con -
1 2 3 4 
ditions . A possible fault on this l ine is s-a-o. This 
fault can be detected by applying x x x x dddd , because 
1 2 3 4 
under thi s test al l ou t pu t s will be zero . Other t ests have 
no effect on the output a nd the fault will no t be de tected . 
Consider t h a t x x x x is equal to one under fault free con-
S 6 7 8 
ditions. The poss ible faul t on th is line is s-a-o . This 
fault can be detected by applying dddd x x x x because 
5 6 7 8 
under this test a ll out puts wil l be ze r o . Ot her t ests have 
no effect on the output and the fault will not be d e tected. 
By combining these two t es t vecto r s , which will take care of 
both the s-a-o fault s ; the resultant test vector obta ined is 
giv en by x x . .. x x . Similar a r gumen t s hold fo r the othe r 
1 2 7 8 
There a r e six t een possible output lines at the (L -l )th level . 
n/ 2 8/2 
detect all faults at this level, i.e . 2 =2 test s which can 
= 1 6 tests. 
S im ilarl y fo r the first level, 2n/ 4 = 28/ 4 = 4 tests 
will take care of al l faults at the 1st l eve l . 
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s-a- 1 Fault Consideration 
It has been proven in theorem 1 that it is necessary 
to app ly all possible tests (2n) to detect all s-a-o 
faul ts at the Lth level. These 2n tests can detec t all 
faul ts in the circuit. Therefore , the s-a-1 faults at 
the Lth l evel can be detected by applying 2n tests. 
Simil ar arguments will hold good for other levels . 
Hence , it can be concluded that the s-a-1 faults at 
the Lth, (L-l)th , (L-2)nd . . .. 1st level can be detected 
b . n n/ 2 n/ 4 4 · 1 y app l y1ng 2 , 2 , 2 , ... , tests respect 1ve y . 
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(ii) n is not a power of 2 
In figure 8 "t." represents the lower ceiling and "t." 
represented the upper ceiling . When n is even there will be 
the same number of gates in both the blocks at the (L-l)th 
level and when n is odd there will be more gat es in one of 
the blocks than the other . This is true for any other l evel . 
At the first level there is either an even or odd number of 
blocks depending upon the number of inputs applied . 
There are two symbolic output lines at the (L-l)th 
l evel . Let x ,x , ... ,x be the symbolic line coming from 
1 2 z 
one of the blocks and x • • • X 
z+l 
coming from the other block. 
x be the symbolic line 
n-1 n 
Consider x x ... x as containin g 
1 2 z 
one less variable than the vector x ... x x . Let x x . .. x 
z+l n-1 n 1 2 z 
be equal to one under fault free cond ition s . Then the pos-
sible fault on this line is s-a-o. This fault can be detected 
by any te st x x . . . x dd . . . d because under these tests all out-
1 2 z 
puts will be zero. Other than these tests have no effect on 
the output and the fault will not be detected. 
Consider x . .. x x being equal to one under fault 
z+l n -1 n 
free conditions. The possible fault on this line is s-a-o. 
This fault can be detected by any test dd ... d x ... x x 
z+l n-1 n 
because under these tests al l outputs will be zero. Other 
than these tests have no effect on the output and the fault 
will not be detected. 
XzX3 • • • • • • • Xz 
xl =-=r:Q-... ... 
x2 
x3 ==ID--···· .. 
x4 
X ~ • 
m- 2 ---=---rl 




m 1 : . 
+ . 
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• • • • • • -----J 




.. .. .. 
• • • • • • ----- 1 
. . . . . . '"' • ••• X 3 
••• X 
n- n 
Figure 8. General Symbolic Diagram of Dual -Tree Decoder 
When n is not a Power of 2 
zn 
xl ... xn 
..:::.. 
N 
By combining the nbov e two test vectors , which will 
take care of both the s-a-o faults , the resultant test 
vector is given by x x . .. x x . . . x x . Similar argu-
1 2 z z+l n-1 n 
ments can be made f or other lines at the (L-l)th level. 
Hence, to detect all faults at the (L-l)th level it is 
rn/2 
necessary to apply 2 test vectors. 
43 
Similarly to detect all fau lts at the (L-2)nd, (L-3)rd, 
r r 
.. . , 1st level, it is necessary to apply 2 n/4, 2 n/8 , ... ,4 
tests respectively. This can be better explained by taking 
an example with n = 5. 
Example: n = 5 
Figure 9 : Dual Tree Decoder for 
n = 5 
At the (L-l)th level there are two blocks consisting 
of four and eight gates . Let x x be the symbolic line 
1 2 
from one of the blocks and let it be one under fault free 
conditions. The possible fau lt on this line is s-a-o . 
This fault can be detected by applying and test x x ddd 
1 2 
because under these tests all outputs will be zero. Other 
than these tests have no effect on the output and the 
fault will not be detected. Consider x 3x 4x 5 be equa l to 
one under fault free condition. The possible fau lt on 
this line is s-a-o. This fault can be detected by 
applying ddx 3x 4x 5 tests, because under these tests all 
outputs will be zero. By combining the above two test 
vectors , which will take care of both s-a-o fau lts, the 
Similar 
arguments hold good fo r other lines. Hence, to detect 
all faults at the (L-l)th leve l it is necessary to app ly 
eight tests . 
i.e. 2fn/Z=2fS/Z=z 3 =8 tests. 
Let x 4x 5 b e the symbolic output line at the Lth 
level, let it be one under fault free conditi ons. The 
possible fault on this line is s-a-o. This fault can 
be detected by app l yin g x 1x 2x 3dd tests because under 
these tests all outputs will be zero. Other than these 
tests have no effect on the output and the fault will 
not be detected. Similar arguments hold good for other 
three lines . Hen~e, at l east four tests are necessary 
to detect all faults a t the 1st level. 
i.e. zrn/4=zf 5/ 4=z 2=4 tests . 
44 
45 
Diagnosabi l ity 
An attempt was made to develop a theory o f Jiagnos-
ability in an analogous manner to that developed for the 
simple tree d ecode r. Du e to the lack of sym~etry for 
various input condit ions this approach was not as success-
ful as hoped. Fragments of a theory were developed for 
the various input conditions . Howev er , these were not of 
a significant enough nature to be presen t ed herein. It s 
complexity far outweighed any aesthetic quality. For these 
reasons, the developed material wa s used as an ;lid to the 
hand computation of d i agnosability for the cases of interes t . 
These results are presented in Table II. A g raph of these 
results is a l so presented in Figure 10 . 
46 
TABLE II 
% Diagnosability Against the Number of Tests Applied 
No. of inputs No. of tests % Diagnosability 
"n" applied 
4 16 100.00% 
8 91.10% 
4 79.30% 




6 64 100.00% 















Table I I (continued) 
No. of inputs 
"n" 
16 
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% Diagnosability 
Figure 10: % Diagnosabi l ity for the Number of Tests 




Th is study h as con sidered single l og ica l faults of 
the s -a -1 and s-a-o type , for simp l e and dual t r ee binary 
address decoders. It has been demonstrated tha t all 
faults per l eve l can be diagnosed by the following two 
re s ults: 
1 . All fault s per level in a simple tree bina ry 
address d ecoder can be d e tect ed by applying 
n-2 n-1 n 4,8,1 6 , . .. , 2 , 2 ,2 tests . 
2 . All fault s per leve l in a dual tree binary 
address deco der can be detected by applying 
4, ... , 2rn/4 , 2rn/ 2 , 2n t es ts. 
The % diagnosabil ity characteristi cs for simple and 
dua l tree bina ry addres s decode rs were p lott ed in Figures 
3 and 10 respective ly. From these c h a ra c teri s tics it can 
be conc luded that in a simp le tree binary address decoder 
the % d iagnosability fa ll s rapidly up to the po int when 
2n/ 2 te sts ar e applied , t hen the d ecrease becomes gradual. 
But i n the c ase of dual tree binar y address decod er up to 
the point of 2n/ 2 tests it fa lls g r adually and immediately 
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